MyHDL Discourse

Generating hierarchical VHDL


Hi, I am very new to MyHDL. I am trying to generate VHDL code from examples according to “Conversion examples” topic from documentation.
Is it possible to generate separate entities for each design block instead of processes in one entity?


It is not possible at the moment.