I have a design that functions when my simulation stimulus contains
clock = Signal(False) # works
but does not function when the simulation contains
clock = Signal(True) # does not work
All clocking in the design is positive edge. Nothing else in the source files are changed. Since the MyHDL simulator is purely functional, what could cause such behavior? I don’t understand how this case could occur.