|
About the Enhancement Request category
|
|
0
|
981
|
October 6, 2016
|
|
ToVerilogWarning: Output port is read internally:
|
|
6
|
691
|
April 23, 2022
|
|
Cosimulation with verilator?
|
|
13
|
1679
|
April 14, 2020
|
|
Allow kwargs in module interfaces
|
|
3
|
960
|
January 21, 2020
|
|
Simplified signal naming when possible
|
|
6
|
1101
|
January 20, 2020
|
|
Could modbv support non powers of two?
|
|
10
|
1220
|
December 23, 2018
|
|
Coalesce identical sequential blocks into the same block?
|
|
9
|
1056
|
December 22, 2018
|
|
Conversion hierarchy extraction?
|
|
8
|
877
|
December 10, 2018
|
|
VHDL Bit string representation
|
|
15
|
2149
|
November 5, 2018
|
|
Formal methods and MyHDL
|
|
2
|
1017
|
August 29, 2018
|
|
Add new Bool type to MyHDL?
|
|
9
|
963
|
July 5, 2018
|
|
Matching a signal against a bitvector
|
|
9
|
1434
|
July 1, 2018
|
|
Sort signal declarations in generated VHDL
|
|
3
|
1030
|
October 5, 2017
|
|
Add support for nested functions
|
|
4
|
1938
|
June 21, 2017
|
|
Making cosimulation more user friendly
|
|
2
|
2078
|
April 26, 2017
|
|
On the design of state-machines
|
|
3
|
1270
|
April 5, 2017
|
|
Generating hierarchical VHDL
|
|
1
|
1104
|
March 2, 2017
|
|
Instanciate undefined Signal()
|
|
8
|
1764
|
October 20, 2016
|
|
Intbv and the .next attribute
|
|
2
|
1308
|
October 17, 2016
|
|
Conflict: print()
|
|
5
|
1434
|
June 23, 2016
|