|
Convert FROM vhdl
|
|
1
|
732
|
July 20, 2018
|
|
Requirement: 800+ function inputs/outputs (pinmux)
|
|
17
|
1196
|
July 10, 2018
|
|
Explicitly listing instances and instances() give different output (solved)
|
|
2
|
750
|
June 4, 2018
|
|
Conversion of list of objects
|
|
1
|
708
|
June 1, 2018
|
|
Instances are renamed every time in MyHDL 0.10
|
|
3
|
1092
|
May 4, 2018
|
|
Instance-specific constants in VHDL conversion
|
|
16
|
2235
|
April 16, 2018
|
|
Porting out a list of 8 bools as an 8-bit vector
|
|
6
|
788
|
April 13, 2018
|
|
Grabbing a bit from a configuration register
|
|
2
|
657
|
April 10, 2018
|
|
myhdl.AlwaysCombError: signal used as inout in always_comb function argument
|
|
3
|
1439
|
April 10, 2018
|
|
Inverting a signal passed into a module
|
|
2
|
714
|
April 5, 2018
|
|
Biquad filter produces garbage (solved)
|
|
6
|
910
|
April 5, 2018
|
|
Connecting signals between modules
|
|
2
|
790
|
April 4, 2018
|
|
Exception raised on reset signal
|
|
6
|
863
|
April 4, 2018
|
|
Moving to 0.1dev broke my design
|
|
1
|
960
|
March 23, 2018
|
|
Iterating over a group of elements
|
|
3
|
966
|
March 22, 2018
|
|
Multi-bit latch
|
|
4
|
783
|
March 22, 2018
|
|
Py.test fails on Ubuntu 16.04
|
|
2
|
1453
|
February 10, 2018
|
|
Verilog generate for always blocks in myhdl
|
|
4
|
1072
|
January 22, 2018
|
|
Conversion producing invalid register names
|
|
9
|
1262
|
January 5, 2018
|
|
[FAQ] Contributing to MyHDL
|
|
0
|
1074
|
November 10, 2017
|
|
Issues and PRs are piling up
|
|
4
|
1590
|
November 6, 2017
|
|
Signals in objects vs. function arguments or method calls
|
|
8
|
1127
|
November 1, 2017
|
|
Testbench conversion (solved)
|
|
11
|
1878
|
October 16, 2017
|
|
Saving testbench data to file (solved)
|
|
2
|
1121
|
October 16, 2017
|
|
How to pass part of the signal to module
|
|
2
|
1006
|
October 13, 2017
|
|
REG intialization without 'always_seq' (solved)
|
|
4
|
903
|
October 11, 2017
|
|
'concat' not working (solved)
|
|
4
|
1225
|
October 10, 2017
|
|
Help: SDR, DSP, FPGAs and Gnuradio
|
|
4
|
1254
|
October 9, 2017
|
|
VHDL conversion bug (resize of signed signal)?
|
|
4
|
2967
|
October 5, 2017
|
|
VHDL block equivalent in MyHDL?
|
|
12
|
1350
|
September 25, 2017
|